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Abstract. In a model of a gate-patterned quantum device it is important to choose
the correct electrostatic boundary conditions (BCs) in order to match experiment.
In this study, we model gated-patterned devices in doped and undoped GaAs
heterostructures for a variety of BCs. The best match is obtained for an unconstrained
surface between the gates, with a dielectric region above it and a frozen layer of
surface charge, together with a very deep back boundary. Experimentally, we find
a ∼ 0.2 V offset in pinch-off characteristics of one-dimensional channels in a doped
heterostructure before and after etching off a ZnO overlayer, as predicted by the model.
Also, we observe a clear quantised current driven by a surface acoustic wave through a
lateral induced n-i-n junction in an undoped heterostructure. In the model, the ability
to pump electrons in this type of device is highly sensitive to the back BC. Using the
improved boundary conditions, it is straightforward to model quantum devices quite
accurately using standard software.
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1. Introduction
Gate-patterned devices using a two-dimensional
electron gas (2DEG)allow investigation of a
variety of effects such as ballistic electron
transport,[1, 2, 3] Coulomb blockade [4, 5] and
spin read-out [6, 7], and they are being devel-
oped for their use in quantum computation.
To understand the shape of the potential in
such devices, and to optimise designs, it is es-
sential to calculate the electrostatic potential
distribution with specific patterned gates and
various biases. However, the most realistic sur-
face and back boundary conditions (BCs) are
still controversial despite much work over the
years.[8, 9, 10, 11, 12, 13, 14, 15, 16]
In solving Poisson’s equation∇·(εε0∇φ) =
−ρ, one must specify on the boundary either
the electrostatic potential φ (Dirichlet BCs) or
its normal derivative ∂φ/∂n (Neumann BCs),
or a mixture of the two. For GaAs, the high
density of surface-charge states pins the Fermi
level at the surface near the middle of the
band gap, ∼ 0.75 eV below the conduction
band minimum. At high temperatures the
charge is mobile and there is no difference be-
tween a gated surface and an exposed surface.
At cryogenic temperatures, the surface charge
does not vary as gate biases are changed i.e.
it is ‘frozen’, because the temperature is too
low (below 100 K) for charge to move out of
traps in the donor layer or at the surface. If
this were not the case, then split-gate devices
would exhibit hysteresis or pinch off gradually
over time, as the charge hopped between sur-
face states. This is not observed for 2DEGs,
although for hole gases, charge may be able
to move between acceptors because it is less
tightly bound.[17]
Thus, if surface gates are varied while
the device is cold, the exposed surface will
no longer be an equipotential, though this is
still a popular approximation as it simplifies
the calculation.[10, 18] Chen et al considered
similar surface BCs previously,[11, 12] and
devised a sophisticated scheme to include the
‘air’ above the surface. They showed that
Neumann BCs on the surface matched the full
calculation with air well, and gave much better
results than using Dirichlet BCs. However,
they did not consider the case of a surface
dielectric instead of air. Here, we find that
this layer causes a significant shift in the
pinch-off voltage. We also apply the idea
of frozen charge below the 2DEG, which is
ignored in the above studies. There are
interface states at the ‘dirty’ regrowth interface
between the substrate and the heterostructure
grown by molecular-beam epitaxy (MBE),
which can be calculated from the built-in
electrical field arising from intentional and
unintentional dopants. These charge states
also freeze out, so this interface is no longer
at a constant potential. Therefore, instead of
using Dirichlet BCs at the regrowth interface,
as is often done, we take a fictitious boundary
significantly below the regrowth interface.
In this work we calculate three-dimensional
electrostatic potentials using a standard com-
mercial partial differential equation (PDE)
solver package, Nextnano[19]. We compare
simulations with a range of experimental veri-
fications, doped and undoped GaAs-based het-
erostructures, and patterned-gate structures
with and without a surface dielectric layer. We
find that the models match experiments sig-
nificantly more closely, and have much greater
predictive power in device architectures, if one
chooses the BCs carefully.
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2. Boundary conditions in doped gated
devices
The first structure we model is a pair of
split gates defining a narrow one-dimensional
(1D) channel in the 2DEG of a Si-doped
GaAs/AlGaAs heterostructure when a neg-
ative bias VSG is applied to the gates.
For a 2DEG density of 1.5× 1011 cm−2, we
calculate the surface (back) charge density
−2.18× 1012 cm−2 (5.45× 1010 cm−2) at about
100 K, and include it at low temperatures as
fixed δ-doping layers at the front surface and
regrowth interfaces. Then the electrostatic po-
tential distribution across the 1D channel is
mapped as a function of VSG. Instead of the
direct BCs on the exposed surface, a vacuum
layer (a material with large bandgap 15 eV
and dielectric constant ε = 1) is introduced
with Neumann BC ∂φ/∂z = 0 above the vac-
uum. As discussed above, the back BCs should
be applied deep below the regrowth interface.
However, for these doped structures we find no
significant effect of moving the boundary from
this interface. This is because, for there to be
charge in the 2DEG, there is a large built-in
field above the interface even at high tempera-
ture, and this is screened by the charge at the
regrowth interface, which then becomes frozen.
Changing a surface gate voltage then causes a
relatively minor shift in the bands, and taking
the lower boundary any distance below the re-
growth interface gives similar results. As VSG
becomes negative, the conduction-band mini-
mum at the centre of the 1D channel starts
to rise. When it is above the Fermi level, the
electrons become fully depleted, pinching off
the channel at VSG = VP, as shown in the inset
to Fig. 1(a) for two different channel lengths
L (0.7 and 1.5µm) but the same width W
(0.7µm). We find that there is no significant
difference (within 2%) in both VP and the con-
fining potential in the channel between the case
where the Neumann BC is applied on the ex-
posed surface, and the case with a vacuum
layer. This is because the large difference in
dielectric constant causes electric fields just in-
side the surface to be nearly parallel to it, as
for the Neumann BC. If, instead, the vacuum
region is replaced by a different dielectric layer
with ε  1, the result is different. The in-
set to Fig. 1(b) demonstrates the increasing
effect of the dielectric layer as ε is varied from
1 (vacuum) to 13 (GaAs). For example, for
ZnO (ε = 8.3), VP shifts by about 0.2 V, which
should be observable in experiments.
3. 1D channel pinch-off characterisation
For a comparison with the modelling, chips
A and B were fabricated from a Si-doped
GaAs/AlGaAs heterostructure containing a
2DEG situated 90 nm below the surface
with density around 1.5× 1011 cm−2 and
mobility 1.57× 106 cm2V−1s−1. Split gates
were patterned by electron-beam lithography
and metallised with Ti/Au (7/10 nm). A
thick (1µm) high-quality ZnO layer was
deposited on chip B at room temperatures by
a high-target-utilisation sputtering technique
(HiTUS).[20, 21] To avoid accompanying
ion implantation, which greatly reduces the
2DEG conductance, a thin (20 nm) amorphous
aluminium oxide buffer layer was deposited
(by atomic-layer deposition) after the gate
metallisation but before sputtering ZnO. At
T = 4.2 K, a source-drain current was driven
by a 0.1 mV bias and the conductance, G,
was measured with a lock-in amplifier at
77 Hz. Fig. 1(a) and (b) demonstrate pinch-off
characteristics of different 1D channels in chips
A and B with different dielectric layers above
the surface. At VSG = −0.2 V, the 2DEG
under the gate is depleted, defining the 1D
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Dielectric L (µm) VP: experiment (V) VP: model (V)
Vacuum 0.7 −1.15± 0.05 −1.16± 0.02
Vacuum 1.5 −0.89± 0.05 −0.9± 0.02
ZnO 0.7 −0.87± 0.03 −0.92± 0.03
ZnO 1.5 −0.60± 0.03 −0.68± 0.03
Table 1: Comparison of experimental and modelled pinch-off voltages.
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Figure 1: (a) Schematic diagram of a 1D
channel and pinch-off characteristics in chip A.
Inset: the conduction-band minimum of the
centre of a 1D constriction of dimensions L =
0.7µm (red triangles) or L = 1.5µm (black
circles) as a function of VSG. The Fermi level
EF is taken to be 0. (b) Schematic diagram of
chip B with a ZnO overlayer and the pinch-off
characteristics with (thick line) and without
(thin line) ZnO overlayer. Inset: calculated
pinch-off voltage of a 1D channel with L =
1.5µm (black circles) or L = 0.7µm (red
triangles) as a function of dielectric constant.
channel, and the channel is finally pinched off
at VSG = VP. VP is dependent on the length
of 1D channel, becoming more negative for a
shorter lithographic channel length L (due to
fringing fields at the ends of the channel). In
chip B, the ZnO overlayer leads to a ∼ 0.25 V
shift of VP towards zero, compared with chip
A. To exclude the possibility of ‘damage’ to the
2DEG during the deposition, we etched away
the ZnO layer on chip B with 20% HCl solution
(chip B’ in Fig. 1(b)). VP became comparable
to the values for chip A (the remaining slight
difference can be explained by the presence
of the thin Al2O3 buffer layer). As shown in
Table 1, the experimental results for VP match
the calculation very well, in particular having
the same shift when there is a ZnO layer. This
shows that it is essential to take into account
the effect of the dielectric layer.
There are limitations in comparing theory
and experiment. Experimentally, for a 1D
channel, VP is affected by wafer disorder,
lithographic imperfections, device cool-down
rate, sweep direction and sweep rate. There
are also uncertainties in the dielectric constant
and Schottky barrier energy for ZnO grown
by HiTUS, as they are dependent on surface
conditions, crystal quality, etc.[22]. In MBE
growth, there is a low but uncertain density
of unintentional dopants in heterostructures,
typically p-type from carbon atoms. In Table
1 we compare VP with and without 10
13 cm−3
fully-ionized p-type dopants, and the errors
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Figure 2: (a) Conduction-band profile in an undoped GaAs/AlGaAs heterostructure with an
inducing-gate voltage VI of 0 V and (Inset) 0.9 V. At VI = 1 V, a 2DEG is induced in the QW.
(b) Potential energy profile through a lateral n-i-n junction with different depths to the back
surface dsub = 2, 3, 5, 7, 10, 20, 30 and 50µm at VI = 1.2 V and VSG = 0. The Fermi level is taken
to be 0. Inset: the required SAW amplitude ASAW as a function of dsub. (c) Required SAW
amplitude (dsub = 50µm) as a function of VSG at different VI of 1 V (blue triangle), 1.1 V (black
square), and 1.2 V (red circle). Inset: Schematic diagram of an induced n-i-n junction.
indicate the spread between these two cases.
However, the error in VP caused by this
uncertainty is much less than the measured one
with and without the ZnO overlayer, proving
the importance of the boundary condition at
the surface.
4. Boundary conditions in undoped
gated devices
For a more sensitive test of BCs, we
consider a second type of gated device on
an undoped GaAs/AlGaAs heterostructure.
Fig. 2(a) illustrates the conduction band
of such a heterostructure. An external
electric field applied by a surface inducing
gate pulls the conduction (valence) band
below (above) the Fermi level, inducing
free electrons (holes) inside a quantum well
(QW). The carrier density of this 2D gas is
tuned by gate bias instead of doping density.
This inducing technique greatly reduces the
density of ionised scatterers and gives a high
carrier mobility with a low carrier density.[23]
With a positive bias on two inducing gates
(VI > 0.8 V) separated by 600 nm, electrons
accumulate under each inducing gate, forming
a source and drain separated by an intrinsic
barrier (a lateral n-i-n junction). The
electrostatic potential distribution through the
n-i-n junction is calculated using our model
and verified experimentally by using a surface
acoustic wave (SAW) to pump electrons across
the potential hill in the intrinsic region. In
the classical SAW-pumping mechanism, if
the maximum downward slope in the SAW
potential is greater than that in the approach
to the potential hill, electrons can be confined
in SAW minima and dragged across the
potential hill to the drain. If not, SAW
minima flatten out before reaching the point
with the maximum slope on the hill, and all
electrons are pushed back to source.[24, 25]
Given that a SAW is a sine wave, the minimum
required SAW amplitude is estimated from
the electrostatic potential through the n-i-
n junction. In a real device the applied
amplitude has to be larger because of screening
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by gates. Unlike for a doped device, there is no
built-in electric field in an undoped device, and
so there are no frozen charge layers at either
front or back interfaces. This makes the choice
of BCs more critical in an undoped device than
the doped one.
To induce a 2D gas, a voltage is applied to
an inducing gate, causing a large electric field
below the surface as well as outside the surface.
Thus a calculation of the potential should
include a dielectric layer and set a Neumann
BC at the top of it, as described above. In
the model of a doped device, we found that
the position of the back BC is not important.
However the lack of back-charge states in an
undoped device can help us to probe the back
BC. If one assumes that the bands are pinned
at the regrowth interface ∼ 2µm below the
surface, the maximum potential slope in the
n-i-n junction is so large that a SAW with
amplitude greater than 100 meV appears to
be required to pump electrons. On a GaAs
substrate for similar SAW devices, the SAW
amplitude is measured around 20–30 meV at
the power of 8–10 dBm.[26, 27, 25] Given this,
it is impossible to realise SAW pumping in
a such an induced n-i-n junction, which is
in conflict with our experiment observation.
Fig. 2(b) illustrates the potential through
the n-i-n junction for various depths dsub of
the back BC. As dsub increases, the required
SAW amplitude decreases significantly and
stabilises at around 25 meV for depths over
20µm (Inset to Fig. 2(b)). This saturation
depth is strongly dependent on the dimension
of intrinsic region. A larger dsub is required
for accurate calculation of a longer intrinsic
channel in an n-i-n junction.
To manipulate the SAW pumping process
in our model, a pair of split gates is placed
on the sides of the intrinsic region (Inset
to Fig. 2(c)). We calculate the electrostatic
potential across the induced n-i-n junction at
different VSG and VI, and from the maximum
slope of the potential hill the required
SAW amplitudes are estimated, as shown in
Fig. 2(c). As VSG becomes more negative, the
channel is squeezed and the intrinsic potential
hill becomes higher, requiring larger SAW
amplitude. When increasing VI, the induced
2DEG density and Fermi energy increase and
the source and drain regions expand, pulling
down the potential hill so that the slope
above the Fermi level is less, requiring lower
SAW amplitude. In the pumping process,
SAWs provide the longitudinal confinement
and bias on the split gates provides the
transverse confinement. The two together
define a dynamic quantum dot (DQD) in each
SAW minimum, containing a precise number of
electrons, n, as the Coulomb charging energy
is sufficient to prevent confinement of an extra
electron. This has been shown to give a
quantised acoustoelectric current I = nef ,
where f is the SAW frequency.[28, 29]
5. SAW dynamic quantum dots
Fig. 3(a) illustrates the induced device in an
undoped GaAs/AlGaAs heterostructure with a
lateral n-i-n junction, matching the modelled
device. On a thick GaAs substrate, a 35 nm
GaAs QW is sandwiched between two thick
AlGaAs layers, with a thin GaAs capping
layer on top. A 1µm wavelength SAW with
f = 2.8 GHz is launched by an inter-digital
transducer. At a low temperature of T =
4.2 K and inducing-gate voltage VI = 1.2 V,
a strong SAW overcomes the potential hill
in the intrinsic region and drags electrons
from source to drain, exhibiting quantised
acoustoelectric current as a function of VSG
at different SAW powers from 10.5–12 dBm,
as shown in Fig. 3(b). This is the first
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Figure 3: (a) Schematic diagram of the device
design. (b) Quantised SAW-driven current
ISAW in a lateral n-i-n junction (VI = 1.2 V)
as a function of VSG with different RF powers.
Inset: SEM image of the junction. (c)
Calculations matching experimental device for
dsub = 50µm and 3µm: a SAW (amplitude
25 meV) is superimposed on the potential
(VI = 1.2 V, VSG = 0 V). Minima form
on either side of the intrinsic barrier, and
the curves show the numbers NL and NR of
electrons in them as a function of time as
the SAW moves to the right. Arrows after
each step show the direction in which that
electron tunnels out of the left dot. Inset: 2D
combined potential (top) and 1D profiles along
the junction with (blue) and without (black)
the SAW.
time quantised SAW-driven current has been
observed in an induced device. The dashed
lines in Fig. 3(b) show the expected positions
of the first two plateaux at I = ef ∼ 0.45 nA
and I = 2ef ∼ 0.90 nA. The threshold pinch-
off voltage VP ranges from −0.12 V at a SAW
power of 11 dBm to −0.33 V at 12 dBm, which
corresponds to a change in amplitude by a
factor of 1.12. The model in Fig. 2(c) shows
the same trend in VP but such a change in VP
requires a larger increase of SAW amplitude
than in the experiments. This can probably
be explained by a charging effect that caused
a drift of VP in this sample. We notice that
the first plateau is visible at VSG = 0 V (at
a power of 11 dBm), which shows that there
is strong transverse confinement even with a
grounded split gate—the split gates screen the
field from the inducing gates, so that, close to
the side gates, the bands are not as near the
Fermi energy. Our calculation at VSG = 0 V
also gives transverse confinement, which fits a
parabolic potential with energy-level spacing
1 meV. This shows that grounded gates and
exposed surfaces behave differently in undoped
material, whereas in doped heterostructures
there is usually very little difference.
In order to model the quantised acous-
toelectric current, we take a simple model in
which electrons in a SAW-driven dot are able
to tunnel out via saddle-point potential barri-
ers. The transmission probability through such
a barrier with potential V (x, y) = V0−12m∗ω2x+
1
2
m∗ω2y is [30, 31]
T =
1
1 + e−pi
where
 =
2(EN − 12 h¯ωy − V0)
h¯ωx
,
and m∗ is the effective mass. We superpose
a SAW potential on to the calculated electro-
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static potential and calculate ωx for the barri-
ers, together with the energy of the N th elec-
tron, EN , which is estimated from the electron
ground-state energy in the SAW minimum and
a constant Coulomb charging energy, taken to
be 3 meV.[32].
In studies of quantised SAW pumping in
doped devices, only back tunnelling is usually
considered.[29] However, for the short intrinsic
channel used in this experiment, we need to
calculate tunnelling processes through both
the back and front barriers. Our model shows
that it is still possible, and likely, that electrons
in the SAW minimum, which we label L,
will tunnel forwards into the minimum ahead
of the intrinsic barrier, which we label R,
provided that we use deep BCs. Fig. 3(c)
shows the numbers of electrons NL and NR in
the minima, for two different back boundary
conditions.
Firstly, for a deep BC, dsub = 50µm (solid
lines), during a SAW cycle, NL decreases as
electrons tunnel back to the source through
the back barrier. However, at some point
(around 7 ps in the plot) the probability of
tunnelling forwards through the front barrier
becomes greater than that of going backwards,
causing the confinement to decrease and
the electrons trapped in the dot to tunnel
forwards, increasing NR (upper inset). Later,
at around 15 ps here, the right dot starts rising
up again so that forward tunnelling stops, and
back tunnelling starts again. Eventually the
left dot empties. This results in an integer
number of electrons being pumped through the
intrinsic region in each SAW cycle, yielding a
quantised current.
In contrast, for shallow BCs (dsub = 3µm,
shown with dashed lines), the front barrier
is so high that all electrons in the SAW
minima tunnel back to the source through
the back barrier (lower inset). Therefore
NR = 0 over a whole SAW cycle, which does
not match the experiment. In reality, metal
gates and free charges screen and attenuate
the SAW,[31] whereas we assume a constant
SAW amplitude in the above model. Screening
would only reduce the chance of pumping
for a given applied SAW amplitude, so with
shallow back BCs it would still be impossible
to pump electrons. Deep BCs are vital
to explain our experimental observation of
pumping, and this highlights the important
role of freezing of charge at the regrowth
interface in patterned devices on undoped (and
doped) heterostructures, which has largely
been ignored in the past.
6. Conclusion
To conclude, we have compared experiments
on gate-patterned quantum devices at cryo-
genic temperatures with self-consistent electro-
static modelling using various boundary con-
ditions and standard software. The models
are fairly accurate, provided that the bound-
ary conditions are chosen carefully. For real
1D channels in a doped GaAs heterostructure,
the pinch-off voltage shifts significantly as the
dielectric layer on the surface is changed from
vacuum to ZnO. In order to account for this in
our model, we have to treat the front surface
of the GaAs as having a frozen charge layer,
rather than simply making it satisfy particular
boundary conditions below the dielectric layer.
To refine the back BCs, we compared mod-
elling and experiments on pumping electrons
through an induced lateral n-i-n junction in an
undoped GaAs heterostructure using a surface
acoustic wave. We find that it is important
to move the back boundary much deeper than
the MBE regrowth interface, which has often
been taken as an equipotential. With these im-
proved boundary conditions, it is possible to
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accurately model and optimise complex gate-
patterned quantum devices.
Acknowledgments
We acknowledge the support of the Cambridge
International Trust (HH and TKH) and the
China Scholarship Council (HH).
References
[1] Wharam D A, Thornton T J, Newbury R, Pepper
M, Ahmed H, Frost J E F, Hasko D G, Peacock
D C, Ritchie D A and Jones G A C 1988 Journal
of Physics C: Solid State Physics 21 L209
[2] Thomas K J, Simmons M Y, Nicholls J T, Mace
D R, Pepper M and Ritchie D A 1995 Appl.
Phys. Lett. 67 109
[3] Thomas K J, Nicholls J T, Simmons M Y, Pepper
M, Mace D R and Ritchie D A 1996 Phys. Rev.
Lett. 77 135
[4] Livermore C, Crouch C, Westervelt R, Campman
K and Gossard A 1996 Science 274 1332–1335
[5] Ono K, Austing D G, Tokura Y and Tarucha S
2002 Science 297 1313–1317
[6] Elzerman J M, Hanson R, Van Beveren L H W,
Witkamp B, Vandersypen L M K and Kouwen-
hoven L P 2004 Nature 430 431–435
[7] Hanson R, van Beveren L H W, Vink I T,
Elzerman J M, Naber W J M, Koppens F H L,
Kouwenhoven L P and Vandersypen L M K
2005 Phys. Rev. Lett. 94 196802
[8] Laux S E, Frank D J and Stern F 1988 Surface
Science 196 101–106
[9] Kumar A, Laux S E and Stern F 1990 Phys. Rev.
B 42 5166
[10] Snider G L, Tan I H and Hu E L 1990 J. Appl.
Phys. 68 2849–2853
[11] Chen M, Porod W and Kirkner D J 1994 J. Appl.
Phys. 75 2545–2554
[12] Chen M and Porod W 1995 J. Appl. Phys. 78
1050–1057
[13] Davies J H, Larkin I A and Sukhorukov E V 1995
J. Appl. Phys. 77 4504–4512
[14] Sun Y, Kirczenow G, Sachrajda A S and Feng Y
1995 J. Appl. Phys. 77 6361–6369
[15] Lier K and Gerhardts R R 1993 Phys. Rev. B 48
14416
[16] Fiori G, Iannaccone G, Macucci M, Reitzenstein
S, Kaiser S, Kesselring M, Worschech L and
Forchel A 2002 Nanotechnology 13 299
[17] Daneshvar A J, Ford C J B, Hamilton A R,
Simmons M Y, Pepper M and Ritchie D A 1997
Phys. Rev. B 55 13409 – 13412
[18] Guo H Z, Gao J and Lu C 2009 J. Appl. Phys.
105 124302
[19] Nextnano is a commerical software for simula-
tion of electronic and optoelectronic semicon-
ductor nanodevices
[20] Garcia-Gancedo L, Pedro´s J, Flewitt A J, Milne
W I, Ashley G M, Luo J and Ford C J B 2010
Ultrasonics Symposium (IUS), IEEE pp 1064–
1067
[21] Pedro´s J, Garc´ıa-Gancedo L, Ford C J B, Barnes
C H W, Griffiths J P, Jones G A C and Flewitt
A J 2011 J. Appl. Phys 110 103501
[22] Brillson L J and Lu Y 2011 J. Appl. Phys. 109
121301
[23] Harrell R H, Thompson J H, Ritchie D A,
Simmons M Y, Jones G A C and Pepper M
1999 Journal of crystal growth 201 159–162
[24] Robinson A M and Barnes C H W 2001 Phys. Rev.
B 63 165418
[25] Kataoka M, Barnes C H W, Beere H E, Ritchie
D A and Pepper M 2006 Phys. Rev. B 74
085302
[26] Schneble R J, Kataoka M, Ford C J B, Barnes
C H W, Anderson D, Jones G A C, Farrer I,
Ritchie D A and Pepper M 2006 Appl. Phys.
Lett. 89 122104
[27] Naber W J M, Fujisawa T, Liu H W and van der
Wiel W G 2006 Phys. Rev. Lett. 96 136807
[28] Talyanskii V I, Shilton J M, Pepper M, Smith C G,
Ford C J B, Linfield E H, Ritchie D A and Jones
G A C 1997 Phys. Rev. B 56 15180
[29] Ford C J B 2017 physica status solidi (b) 254
[30] Bu¨ttiker M 1990 Physical Review B 41 7906
[31] Aıˇzin G R, Gumbs G and Pepper M 1998 Physical
Review B 58 10589
[32] Astley M R, Kataoka M, Ford C J B, Barnes
C H W, Anderson D, Jones G A C, Farrer I,
Ritchie D A and Pepper M 2007 Phys. Rev. Lett.
99 156802
